Application No. 10/771,391 Response dated February 14, 2005 Reply to Office Action of December 8, 2004

<u>REMARKS</u>

Rejections under 35 USC §102(b)

Claims 1, 2 and 6-8 are rejected under 35 USC §102(b) as being anticipated by Nishiguchi (U.S. Patent No. 5,461,261).

Claim 1 recites as follows:

A method of manufacturing a semiconductor device comprising, in the recited order, the steps of:

- [(a)] forming an insulating film on a surface of a semiconductor element or a circuit wiring board having electrodes on the surface thereof;
- [(b)] forming openings in the insulating film by patterning the insulating film and then removing portions of the insulating film above the electrodes;
 - [(c)] supplying a first metal into the openings;
- [(d)] heating the first metal to melt and coagulate the first metal;
 - [(f)] supplying a second metal into the openings on the first metal;
- [(g)] heating the first metal and the second metal to melt and coagulate the first metal and the second metal; and
 - [(h)] removing the insulating film.

(Alphabetic order added.) Thus, claim 1 is not claiming a bump including two metal layers in general, but a method with specific steps in the recited order. According to the present invention, the insulating film formed in step (a) is removed in step (h). Also, heating step (d) is inserted between steps (c) and (d).

Application No. 10/771,391

Examiner reads as follows:

- 1

Response dated February 14, 2005

Reply to Office Action of December 8, 2004

<u>Nishiguchi</u> discloses a semiconductor device with bumps. According to <u>Nishiguchi</u>, the semiconductor chip is provided with bumps each formed by alternately building up two types of metal materials capable of forming a eutectic alloy. A portion in <u>Nishiguchi</u>, referred by the

According to the mounting method of the semiconductor chip of the present invention, there are bumps formed by alternately building up the two types of metal materials capable of forming a eutectic alloy, so that the eutectic alloy reaction takes place at each boundary surface between layers. Melting of each boundary surface between layers may fully soften the entire bump.

Here, the eutectic alloy reaction and melting take place when the semiconductor chip is mounted. In contrast, the first metal and the second metal melt and coagulate before the insulating film formed in step (a) is removed in step (h).

Also, Figs. 3-19 and relevant explanations in <u>Nishiguchi</u> do not teach or suggest the steps of claim 1 in the recited order.

For at least these reasons, claim 1 patentably distinguishes over <u>Nishiguchi</u>. Claims 2 and 6-8, depending directly from claim 1, also patentably distinguish over <u>Nishiguchi</u> for at least the same reasons.

Rejections under 35 USC §103(a)

Claims 3-5 are rejected under 35 USC §103(a) as being obvious over <u>Nishiguchi</u> (U.S. Patent No. 5,461,261) in view of <u>Nakata et al.</u> (U.S. Patent Publication No. 2004/0079194).

Application No. 10/771,391

Response dated February 14, 2005

Reply to Office Action of December 8, 2004

Nakata et al. has been cited for allegedly disclosing use of Bi in a Sn composition since

Bi forms a low melting point alloy phase with Sn. Such disclosure, however, does not remedy

the deficiencies of Nishiguchi discussed above.

For at least these reasons, claims 3-5, depending directly or indirectly from claim 1, also

patentably distinguish over Nishiguchi.

In view of the aforementioned remarks, Applicants submit that that the claims are in

condition for allowance. Applicants request such action at an early date.

If the Examiner believes that this application is not now in condition for allowance, the

Examiner is requested to contact Applicants' undersigned attorney to arrange for an interview to

expedite the disposition of this case.

If this paper is not timely filed, Applicants respectfully petition for an appropriate

extension of time. The fees for such an extension or any other fees that may be due with respect

to this paper may be charged to Deposit Account No. 50-2866.

Respectfully submitted,

WESTERMAN, HATTORI, DANIELS & ADRIAN, LLP

Sadao Kinashi

radao Kask

Attorney for Applicants

Registration No. 48,075

Telephone: (202) 822-1100

Facsimile: (202) 822-1111

SK/sg

Q:\2004\042080\042080 amend 2.doc

Page 4 of 4